Hardware Implementation of the Data Encryption Standard (DES)
نویسندگان
چکیده
This paper presents hardware implementation of the data encryption and decryption of the DES standard algorithm. The design consists of the S-Box circuit Exclusive-OR circuit, Circular Left Shift circuit and the control unit. The S-Box circuit implemented using 32 PLDs (Programmable Logic Device) chip that hold substitution a 48-bits input data and yields a 32-bits output data. The other circuits implemented using hispeed CMOS integrated circuits and a PC printer port control the whole operation of the DES. The prototype hardware implementation can produce encrypt and decrypt data up to 30 Mbytes/sec. Key-Words: Data Encryption Standard, DES, Hardware Implementation, S-box
منابع مشابه
Hardware Implementation of Dynamic S-BOX to Use in AES Cryptosystem
One of the major cipher symmetric algorithms is AES. Its main feature is to use S-BOX step, which is the only non-linear part of this standard possessing fixed structure. During the previous studies, it was shown that AES standard security was increased by changing the design concepts of S-BOX and production of dynamic S-BOX. In this paper, a change of AES standard security is studied by produc...
متن کاملFPGA Can be Implemented Using Advanced Encryption Standard Algorithm
This paper mainly focused on implementation of AES encryption and decryption standard AES-128. All the transformations of both Encryption and Decryption are simulated using an iterativedesign approach in order to minimize the hardware consumption. This method can make it avery low-complex architecture, especially in saving the hardware resource in implementing theAES InverseSub Bytes module and...
متن کاملEfficient VLSI Implementation of DES and Triple DES Algorithm with Cipher Block Chaining concept using Verilog and FPGA
In this paper, Data Encryption Standard (DES) and Triple Data Encryption Standard (TDES) algorithm and their efficient hardware implementation in cyclone II Field Programmable Gate Array (FPGA) is analyzed with the help of Cipher Block Chaining (CBC) concept. The Data Encryption Standard (DES) has been the most extensively used encryption algorithm in recent times. Triple DES is the common name...
متن کاملA Compact FPGA Implementation of Triple-DES Encryption System with IP Core Generation and On-Chip Verification
This paper presents a fast and compact FPGA based implementation of the Data Encryption Standard (DES) and Triple Data Encryption Standard (TDES) algorithm, widely used in cryptography for securing the Internet traffic. The main objective of this paper is to provide the reader with a deep insight of the theory and design of a digital cryptographic circuit, which was implemented in a Vertex 5 se...
متن کاملFpga Implementation of Des Using Pipelining Concept with Skew Core Key-scheduling
This paper presents a high-performance reconfigurable hardware implementation of the Data Encryption Standard (DES) algorithm. This is achieved by combining pipelining concept with novel skew core key scheduling method and compared with previous illustrated encryption algorithms. The DES design is implemented on Xilinx Spartan-3e Field Programming Gate Arrays (FPGA) technology. Final 16-stage p...
متن کامل